1 - 3 out of 3Page size: 20
Publications
2021
- Published
Evaluation of Different Processor Architecture Organizations for On-Site Electronics in Harsh Environments
Gesper, S., Weissbrich, M., Stuckenberg, T., Jaaskelainen, P., Blume, H. & Paya-Vaya, G., Aug 2021, In: International Journal of Parallel Programming. 49, 4, p. 541-569 29 p.Research output: Contribution to journal › Article › Research › peer review
2017
- Published
Guest Editorial: Special Issue on the 2015 International Conference on Embedded Computer Systems—Architectures, Modeling and Simulation (SAMOS XV)
Payá-Vayá, G. & Gerstlauer, A., Dec 2017, In: International Journal of Parallel Programming. 45, 6, p. 1417-1419 3 p.Research output: Contribution to journal › Editorial in journal › Research › peer review
2012
- Published
Using SDRAM Memories for High-Performance Accesses to Two-Dimensional Matrices Without Transposetranspose
Langemeyer, S., Pirsch, P. & Blume, H., 12 Oct 2012, In: International Journal of Parallel Programming. 41, 2, p. 331-354 24 p.Research output: Contribution to journal › Article › Research › peer review