Model-based exploration of the design space for heterogeneous systems on chip

Publikation: Beitrag in Buch/Bericht/Sammelwerk/KonferenzbandAufsatz in KonferenzbandForschungPeer-Review

Autorschaft

  • H. Blume
  • H. Hubert
  • H. T. Feldkämper
  • T. G. Noll

Externe Organisationen

  • Rheinisch-Westfälische Technische Hochschule Aachen (RWTH)
Forschungs-netzwerk anzeigen

Details

OriginalspracheEnglisch
Titel des SammelwerksProceedings IEEE International Conference on Application- Specific Systems, Architectures, and Processors
Herausgeber (Verlag)Institute of Electrical and Electronics Engineers Inc.
Seiten29-40
Seitenumfang12
ISBN (Print)0-7695-1712-9
PublikationsstatusVeröffentlicht - 7 Nov. 2002
Extern publiziertJa

Abstract

The exploration of the design space for heterogeneous reconfigurable systems on chip (SoC) becomes more and more important. As modern SoCs include a variety of different architecture blocks, ensuring flexibility as well as highest performance, it is mandatory to prune the design space in an early stage of the design process in order to achieve short innovation cycles for new products. Therefore, the goal of this work is to provide estimations of implementation specific parameters like throughput rate, power dissipation and silicon area by means of cost functions. A concept for a model based exploration strategy supporting the design flow for heterogeneous SoCs is presented. In order to prove the feasibility of this exploration strategy, first of all operations were implemented on discrete components like DSPs, FPGAs or dedicated ASICs. Implementation parameters are provided for a variety of basic operations frequently required in digital signal processing. These implementation parameters serve as a basis for deriving models for the design space exploration concept.

ASJC Scopus Sachgebiete

Zitieren

Model-based exploration of the design space for heterogeneous systems on chip. / Blume, H.; Hubert, H.; Feldkämper, H. T. et al.
Proceedings IEEE International Conference on Application- Specific Systems, Architectures, and Processors. Institute of Electrical and Electronics Engineers Inc., 2002. S. 29-40.

Publikation: Beitrag in Buch/Bericht/Sammelwerk/KonferenzbandAufsatz in KonferenzbandForschungPeer-Review

Blume, H, Hubert, H, Feldkämper, HT & Noll, TG 2002, Model-based exploration of the design space for heterogeneous systems on chip. in Proceedings IEEE International Conference on Application- Specific Systems, Architectures, and Processors. Institute of Electrical and Electronics Engineers Inc., S. 29-40. https://doi.org/10.1109/ASAP.2002.1030702
Blume, H., Hubert, H., Feldkämper, H. T., & Noll, T. G. (2002). Model-based exploration of the design space for heterogeneous systems on chip. In Proceedings IEEE International Conference on Application- Specific Systems, Architectures, and Processors (S. 29-40). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ASAP.2002.1030702
Blume H, Hubert H, Feldkämper HT, Noll TG. Model-based exploration of the design space for heterogeneous systems on chip. in Proceedings IEEE International Conference on Application- Specific Systems, Architectures, and Processors. Institute of Electrical and Electronics Engineers Inc. 2002. S. 29-40 doi: 10.1109/ASAP.2002.1030702
Blume, H. ; Hubert, H. ; Feldkämper, H. T. et al. / Model-based exploration of the design space for heterogeneous systems on chip. Proceedings IEEE International Conference on Application- Specific Systems, Architectures, and Processors. Institute of Electrical and Electronics Engineers Inc., 2002. S. 29-40
Download
@inproceedings{88a13850f59d48dfb5d86914d6d5b185,
title = "Model-based exploration of the design space for heterogeneous systems on chip",
abstract = "The exploration of the design space for heterogeneous reconfigurable systems on chip (SoC) becomes more and more important. As modern SoCs include a variety of different architecture blocks, ensuring flexibility as well as highest performance, it is mandatory to prune the design space in an early stage of the design process in order to achieve short innovation cycles for new products. Therefore, the goal of this work is to provide estimations of implementation specific parameters like throughput rate, power dissipation and silicon area by means of cost functions. A concept for a model based exploration strategy supporting the design flow for heterogeneous SoCs is presented. In order to prove the feasibility of this exploration strategy, first of all operations were implemented on discrete components like DSPs, FPGAs or dedicated ASICs. Implementation parameters are provided for a variety of basic operations frequently required in digital signal processing. These implementation parameters serve as a basis for deriving models for the design space exploration concept.",
keywords = "Cost function, Digital signal processing, Field programmable gate arrays, Power dissipation, Process design, Silicon, Space exploration, System-on-a-chip, Technological innovation, Throughput",
author = "H. Blume and H. Hubert and Feldk{\"a}mper, {H. T.} and Noll, {T. G.}",
year = "2002",
month = nov,
day = "7",
doi = "10.1109/ASAP.2002.1030702",
language = "English",
isbn = "0-7695-1712-9",
pages = "29--40",
booktitle = "Proceedings IEEE International Conference on Application- Specific Systems, Architectures, and Processors",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
address = "United States",

}

Download

TY - GEN

T1 - Model-based exploration of the design space for heterogeneous systems on chip

AU - Blume, H.

AU - Hubert, H.

AU - Feldkämper, H. T.

AU - Noll, T. G.

PY - 2002/11/7

Y1 - 2002/11/7

N2 - The exploration of the design space for heterogeneous reconfigurable systems on chip (SoC) becomes more and more important. As modern SoCs include a variety of different architecture blocks, ensuring flexibility as well as highest performance, it is mandatory to prune the design space in an early stage of the design process in order to achieve short innovation cycles for new products. Therefore, the goal of this work is to provide estimations of implementation specific parameters like throughput rate, power dissipation and silicon area by means of cost functions. A concept for a model based exploration strategy supporting the design flow for heterogeneous SoCs is presented. In order to prove the feasibility of this exploration strategy, first of all operations were implemented on discrete components like DSPs, FPGAs or dedicated ASICs. Implementation parameters are provided for a variety of basic operations frequently required in digital signal processing. These implementation parameters serve as a basis for deriving models for the design space exploration concept.

AB - The exploration of the design space for heterogeneous reconfigurable systems on chip (SoC) becomes more and more important. As modern SoCs include a variety of different architecture blocks, ensuring flexibility as well as highest performance, it is mandatory to prune the design space in an early stage of the design process in order to achieve short innovation cycles for new products. Therefore, the goal of this work is to provide estimations of implementation specific parameters like throughput rate, power dissipation and silicon area by means of cost functions. A concept for a model based exploration strategy supporting the design flow for heterogeneous SoCs is presented. In order to prove the feasibility of this exploration strategy, first of all operations were implemented on discrete components like DSPs, FPGAs or dedicated ASICs. Implementation parameters are provided for a variety of basic operations frequently required in digital signal processing. These implementation parameters serve as a basis for deriving models for the design space exploration concept.

KW - Cost function

KW - Digital signal processing

KW - Field programmable gate arrays

KW - Power dissipation

KW - Process design

KW - Silicon

KW - Space exploration

KW - System-on-a-chip

KW - Technological innovation

KW - Throughput

UR - http://www.scopus.com/inward/record.url?scp=84882411795&partnerID=8YFLogxK

U2 - 10.1109/ASAP.2002.1030702

DO - 10.1109/ASAP.2002.1030702

M3 - Conference contribution

AN - SCOPUS:84882411795

SN - 0-7695-1712-9

SP - 29

EP - 40

BT - Proceedings IEEE International Conference on Application- Specific Systems, Architectures, and Processors

PB - Institute of Electrical and Electronics Engineers Inc.

ER -

Von denselben Autoren