Loading [MathJax]/extensions/tex2jax.js

Memory efficient programmable processor for bitstream processing and entropy decoding of multiple-standard high-bitrate HDTV video bitstreams

Publikation: Beitrag in Buch/Bericht/Sammelwerk/Konferenzband › Aufsatz in Konferenzband › Forschung › Peer-Review

Autorschaft

  • N. Nolte
  • S. Moch
  • M. Kock
  • P. Pirsch

Organisationseinheiten

Externe Organisationen

  • videantis GmbH
Plum Print visual indicator of research metrics
  • Captures
    • Readers: 4
see details

Details

OriginalspracheEnglisch
Titel des SammelwerksProceedings - IEEE International SOC Conference, SOCC 2009
Seiten427-431
Seitenumfang5
PublikationsstatusVeröffentlicht - 2009
VeranstaltungIEEE International SOC Conference, SOCC 2009 - Belfast, Irland
Dauer: 9 Sept. 2009 → 11 Sept. 2009

Publikationsreihe

NameProceedings - IEEE International SOC Conference, SOCC 2009

Abstract

Decoding of high bitrate video bitstreams is an application field traditionally claimed by dedicated hardware architectures, since embedded general purpose processors are not able to satisfy the high performance requirements of entropy decoding. We present a fully programmable multi-standard bitstream processor. The proposed bit granular memory and data path architecture provides efficient processing and storage capabilities for data words of arbitrary length. Running at a 300 MHz clock frequency, the processor is able to decode, e.g., MPEG-2 and VC-1 1080p HDTV bitstreams with a maximum bitrate of 100 Mbit/s.

ASJC Scopus Sachgebiete

Zitieren

Memory efficient programmable processor for bitstream processing and entropy decoding of multiple-standard high-bitrate HDTV video bitstreams. / Nolte, N.; Moch, S.; Kock, M. et al.
Proceedings - IEEE International SOC Conference, SOCC 2009. 2009. S. 427-431 5398001 (Proceedings - IEEE International SOC Conference, SOCC 2009).

Publikation: Beitrag in Buch/Bericht/Sammelwerk/Konferenzband › Aufsatz in Konferenzband › Forschung › Peer-Review

Nolte, N, Moch, S, Kock, M & Pirsch, P 2009, Memory efficient programmable processor for bitstream processing and entropy decoding of multiple-standard high-bitrate HDTV video bitstreams. in Proceedings - IEEE International SOC Conference, SOCC 2009., 5398001, Proceedings - IEEE International SOC Conference, SOCC 2009, S. 427-431, IEEE International SOC Conference, SOCC 2009, Belfast, Irland, 9 Sept. 2009. https://doi.org/10.1109/SOCCON.2009.5398001
Nolte, N., Moch, S., Kock, M., & Pirsch, P. (2009). Memory efficient programmable processor for bitstream processing and entropy decoding of multiple-standard high-bitrate HDTV video bitstreams. In Proceedings - IEEE International SOC Conference, SOCC 2009 (S. 427-431). Artikel 5398001 (Proceedings - IEEE International SOC Conference, SOCC 2009). https://doi.org/10.1109/SOCCON.2009.5398001
Nolte N, Moch S, Kock M, Pirsch P. Memory efficient programmable processor for bitstream processing and entropy decoding of multiple-standard high-bitrate HDTV video bitstreams. in Proceedings - IEEE International SOC Conference, SOCC 2009. 2009. S. 427-431. 5398001. (Proceedings - IEEE International SOC Conference, SOCC 2009). doi: 10.1109/SOCCON.2009.5398001
Nolte, N. ; Moch, S. ; Kock, M. et al. / Memory efficient programmable processor for bitstream processing and entropy decoding of multiple-standard high-bitrate HDTV video bitstreams. Proceedings - IEEE International SOC Conference, SOCC 2009. 2009. S. 427-431 (Proceedings - IEEE International SOC Conference, SOCC 2009).
Download
@inproceedings{8cdefa73b2c943de8cf2b440a0c90c78,
title = "Memory efficient programmable processor for bitstream processing and entropy decoding of multiple-standard high-bitrate HDTV video bitstreams",
abstract = "Decoding of high bitrate video bitstreams is an application field traditionally claimed by dedicated hardware architectures, since embedded general purpose processors are not able to satisfy the high performance requirements of entropy decoding. We present a fully programmable multi-standard bitstream processor. The proposed bit granular memory and data path architecture provides efficient processing and storage capabilities for data words of arbitrary length. Running at a 300 MHz clock frequency, the processor is able to decode, e.g., MPEG-2 and VC-1 1080p HDTV bitstreams with a maximum bitrate of 100 Mbit/s.",
author = "N. Nolte and S. Moch and M. Kock and P. Pirsch",
year = "2009",
doi = "10.1109/SOCCON.2009.5398001",
language = "English",
isbn = "9781424452200",
series = "Proceedings - IEEE International SOC Conference, SOCC 2009",
pages = "427--431",
booktitle = "Proceedings - IEEE International SOC Conference, SOCC 2009",
note = "IEEE International SOC Conference, SOCC 2009 ; Conference date: 09-09-2009 Through 11-09-2009",

}

Download

TY - GEN

T1 - Memory efficient programmable processor for bitstream processing and entropy decoding of multiple-standard high-bitrate HDTV video bitstreams

AU - Nolte, N.

AU - Moch, S.

AU - Kock, M.

AU - Pirsch, P.

PY - 2009

Y1 - 2009

N2 - Decoding of high bitrate video bitstreams is an application field traditionally claimed by dedicated hardware architectures, since embedded general purpose processors are not able to satisfy the high performance requirements of entropy decoding. We present a fully programmable multi-standard bitstream processor. The proposed bit granular memory and data path architecture provides efficient processing and storage capabilities for data words of arbitrary length. Running at a 300 MHz clock frequency, the processor is able to decode, e.g., MPEG-2 and VC-1 1080p HDTV bitstreams with a maximum bitrate of 100 Mbit/s.

AB - Decoding of high bitrate video bitstreams is an application field traditionally claimed by dedicated hardware architectures, since embedded general purpose processors are not able to satisfy the high performance requirements of entropy decoding. We present a fully programmable multi-standard bitstream processor. The proposed bit granular memory and data path architecture provides efficient processing and storage capabilities for data words of arbitrary length. Running at a 300 MHz clock frequency, the processor is able to decode, e.g., MPEG-2 and VC-1 1080p HDTV bitstreams with a maximum bitrate of 100 Mbit/s.

UR - http://www.scopus.com/inward/record.url?scp=77949589076&partnerID=8YFLogxK

U2 - 10.1109/SOCCON.2009.5398001

DO - 10.1109/SOCCON.2009.5398001

M3 - Conference contribution

AN - SCOPUS:77949589076

SN - 9781424452200

T3 - Proceedings - IEEE International SOC Conference, SOCC 2009

SP - 427

EP - 431

BT - Proceedings - IEEE International SOC Conference, SOCC 2009

T2 - IEEE International SOC Conference, SOCC 2009

Y2 - 9 September 2009 through 11 September 2009

ER -