Details
| Originalsprache | Englisch |
|---|---|
| Aufsatznummer | 8428606 |
| Seiten (von - bis) | 1785-1798 |
| Seitenumfang | 14 |
| Fachzeitschrift | IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems |
| Jahrgang | 38 |
| Ausgabenummer | 10 |
| Publikationsstatus | Veröffentlicht - Okt. 2019 |
Abstract
Formal methods are a promising alternative to simulation-based verification of mixed-signal systems. However, in practice, such methods fail to scale with heterogeneity and complexity of today's analog/mixed-signal systems. Furthermore, it is unclear how they can be integrated into existing verification flows. This paper shows a path to overcome these obstacles. The idea is to use a hierarchical verification flow, in which components can be verified by formal methods or by multirun simulation. To transport verification results across hierarchies, we represent parameters and properties by affine arithmetic decision diagrams. We study to which extent this approach fulfills the needs of practical application by the verification of a phase-locked loop of an IEEE 802.15.4 transceiver system.
ASJC Scopus Sachgebiete
- Informatik (insg.)
- Software
- Informatik (insg.)
- Computergrafik und computergestütztes Design
- Ingenieurwesen (insg.)
- Elektrotechnik und Elektronik
Zitieren
- Standard
- Harvard
- Apa
- Vancouver
- BibTex
- RIS
in: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Jahrgang 38, Nr. 10, 8428606, 10.2019, S. 1785-1798.
Publikation: Beitrag in Fachzeitschrift › Artikel › Forschung › Peer-Review
}
TY - JOUR
T1 - Hierarchical Verification of AMS Systems With Affine Arithmetic Decision Diagrams
AU - Zivkovic, Carna
AU - Grimm, Christoph
AU - Olbrich, Markus
AU - Scharf, Oliver
AU - Barke, Erich
N1 - Funding information: Manuscript received March 21, 2018; revised June 14, 2018; accepted July 14, 2018. Date of publication August 7, 2018; date of current version September 18, 2019. This work was supported in part by ANCONA Project within the IKT 2020 Program through the German Ministry of Education and Research under Grant 16ES021, in part by Robert Bosch AG, in part by Intel AG, and in part by Mentor Graphics GmbH. This paper was recommended by Associate Editor F. Bonani. (Corresponding author: Carna Zivkovic.) C. Zivkovic and C. Grimm are with the Design of Cyber-Physical Systems, University of Kaiserslautern, 67653 Kaiserslautern, Germany (e-mail: radojicic@cs.uni-kl.de).
PY - 2019/10
Y1 - 2019/10
N2 - Formal methods are a promising alternative to simulation-based verification of mixed-signal systems. However, in practice, such methods fail to scale with heterogeneity and complexity of today's analog/mixed-signal systems. Furthermore, it is unclear how they can be integrated into existing verification flows. This paper shows a path to overcome these obstacles. The idea is to use a hierarchical verification flow, in which components can be verified by formal methods or by multirun simulation. To transport verification results across hierarchies, we represent parameters and properties by affine arithmetic decision diagrams. We study to which extent this approach fulfills the needs of practical application by the verification of a phase-locked loop of an IEEE 802.15.4 transceiver system.
AB - Formal methods are a promising alternative to simulation-based verification of mixed-signal systems. However, in practice, such methods fail to scale with heterogeneity and complexity of today's analog/mixed-signal systems. Furthermore, it is unclear how they can be integrated into existing verification flows. This paper shows a path to overcome these obstacles. The idea is to use a hierarchical verification flow, in which components can be verified by formal methods or by multirun simulation. To transport verification results across hierarchies, we represent parameters and properties by affine arithmetic decision diagrams. We study to which extent this approach fulfills the needs of practical application by the verification of a phase-locked loop of an IEEE 802.15.4 transceiver system.
KW - Affine arithmetic (AA)
KW - analog mixed-signal systems
KW - compositional verification
KW - formal verification
UR - http://www.scopus.com/inward/record.url?scp=85051369233&partnerID=8YFLogxK
U2 - 10.1109/tcad.2018.2864238
DO - 10.1109/tcad.2018.2864238
M3 - Article
VL - 38
SP - 1785
EP - 1798
JO - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
JF - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
IS - 10
M1 - 8428606
ER -