Analyzing heterogeneous system architectures by means of cost functions: A comparative study for basic operations

Publikation: Beitrag in Buch/Bericht/Sammelwerk/KonferenzbandAufsatz in KonferenzbandForschungPeer-Review

Autorschaft

  • H. Blume
  • H. T. Feldkämper
  • H. Hubert
  • T. G. Noll

Externe Organisationen

  • Rheinisch-Westfälische Technische Hochschule Aachen (RWTH)
Forschungs-netzwerk anzeigen

Details

OriginalspracheEnglisch
Titel des SammelwerksProceedings of the 27th European Solid-State Circuits Conference
Herausgeber (Verlag)Institute of Electrical and Electronics Engineers Inc.
Seiten409-412
Seitenumfang4
PublikationsstatusVeröffentlicht - 2001
Extern publiziertJa

Abstract

Optimum partitioning plays a crucial role in the implementation of systems on heterogeneous target architectures. Typical target architectures for such systems include FPGAs, semi-custom or physically optimized ASICs as well as programmable digital signal or general purpose processors. The goal was to provide an estimation for implementation specific parameters like throughput rate, power dissipation and required silicon area by means of cost functions. Considering normalization we provide implementation parameters of selected basic operations like linear and nonlinear filtering, exemplary arithmetic operation and simple matching operations which all are required in the digital video processing domain. These operations were optimized for each architecture block. We show quantitatively that the cost ratio between different architecture blocks highly depends on the operation to be performed. This information is essential in order to find the optimum partitioning for implementing a system.

ASJC Scopus Sachgebiete

Zitieren

Analyzing heterogeneous system architectures by means of cost functions: A comparative study for basic operations. / Blume, H.; Feldkämper, H. T.; Hubert, H. et al.
Proceedings of the 27th European Solid-State Circuits Conference. Institute of Electrical and Electronics Engineers Inc., 2001. S. 409-412 1371420.

Publikation: Beitrag in Buch/Bericht/Sammelwerk/KonferenzbandAufsatz in KonferenzbandForschungPeer-Review

Blume, H, Feldkämper, HT, Hubert, H & Noll, TG 2001, Analyzing heterogeneous system architectures by means of cost functions: A comparative study for basic operations. in Proceedings of the 27th European Solid-State Circuits Conference., 1371420, Institute of Electrical and Electronics Engineers Inc., S. 409-412.
Blume, H., Feldkämper, H. T., Hubert, H., & Noll, T. G. (2001). Analyzing heterogeneous system architectures by means of cost functions: A comparative study for basic operations. In Proceedings of the 27th European Solid-State Circuits Conference (S. 409-412). Artikel 1371420 Institute of Electrical and Electronics Engineers Inc..
Blume H, Feldkämper HT, Hubert H, Noll TG. Analyzing heterogeneous system architectures by means of cost functions: A comparative study for basic operations. in Proceedings of the 27th European Solid-State Circuits Conference. Institute of Electrical and Electronics Engineers Inc. 2001. S. 409-412. 1371420
Blume, H. ; Feldkämper, H. T. ; Hubert, H. et al. / Analyzing heterogeneous system architectures by means of cost functions : A comparative study for basic operations. Proceedings of the 27th European Solid-State Circuits Conference. Institute of Electrical and Electronics Engineers Inc., 2001. S. 409-412
Download
@inproceedings{f16bb537f0364faca609e3827b33ab69,
title = "Analyzing heterogeneous system architectures by means of cost functions: A comparative study for basic operations",
abstract = "Optimum partitioning plays a crucial role in the implementation of systems on heterogeneous target architectures. Typical target architectures for such systems include FPGAs, semi-custom or physically optimized ASICs as well as programmable digital signal or general purpose processors. The goal was to provide an estimation for implementation specific parameters like throughput rate, power dissipation and required silicon area by means of cost functions. Considering normalization we provide implementation parameters of selected basic operations like linear and nonlinear filtering, exemplary arithmetic operation and simple matching operations which all are required in the digital video processing domain. These operations were optimized for each architecture block. We show quantitatively that the cost ratio between different architecture blocks highly depends on the operation to be performed. This information is essential in order to find the optimum partitioning for implementing a system.",
author = "H. Blume and Feldk{\"a}mper, {H. T.} and H. Hubert and Noll, {T. G.}",
year = "2001",
language = "English",
pages = "409--412",
booktitle = "Proceedings of the 27th European Solid-State Circuits Conference",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
address = "United States",

}

Download

TY - GEN

T1 - Analyzing heterogeneous system architectures by means of cost functions

T2 - A comparative study for basic operations

AU - Blume, H.

AU - Feldkämper, H. T.

AU - Hubert, H.

AU - Noll, T. G.

PY - 2001

Y1 - 2001

N2 - Optimum partitioning plays a crucial role in the implementation of systems on heterogeneous target architectures. Typical target architectures for such systems include FPGAs, semi-custom or physically optimized ASICs as well as programmable digital signal or general purpose processors. The goal was to provide an estimation for implementation specific parameters like throughput rate, power dissipation and required silicon area by means of cost functions. Considering normalization we provide implementation parameters of selected basic operations like linear and nonlinear filtering, exemplary arithmetic operation and simple matching operations which all are required in the digital video processing domain. These operations were optimized for each architecture block. We show quantitatively that the cost ratio between different architecture blocks highly depends on the operation to be performed. This information is essential in order to find the optimum partitioning for implementing a system.

AB - Optimum partitioning plays a crucial role in the implementation of systems on heterogeneous target architectures. Typical target architectures for such systems include FPGAs, semi-custom or physically optimized ASICs as well as programmable digital signal or general purpose processors. The goal was to provide an estimation for implementation specific parameters like throughput rate, power dissipation and required silicon area by means of cost functions. Considering normalization we provide implementation parameters of selected basic operations like linear and nonlinear filtering, exemplary arithmetic operation and simple matching operations which all are required in the digital video processing domain. These operations were optimized for each architecture block. We show quantitatively that the cost ratio between different architecture blocks highly depends on the operation to be performed. This information is essential in order to find the optimum partitioning for implementing a system.

UR - http://www.scopus.com/inward/record.url?scp=84893658320&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:84893658320

SP - 409

EP - 412

BT - Proceedings of the 27th European Solid-State Circuits Conference

PB - Institute of Electrical and Electronics Engineers Inc.

ER -

Von denselben Autoren