A high efficient simulation environment for HDTV video decoder in VLSI design

Publikation: Beitrag in Fachzeitschrift › Artikel › Forschung › Peer-Review

Autorschaft

  • Xun Mao
  • Hui Wang
  • Huiming Gong
  • Wei Wang
  • Yanli He
  • Jian Lou
  • Lu Yu
  • Qindong Yao
  • Peter Pirsch

Organisationseinheiten

Externe Organisationen

  • Zhejiang University
Forschungs-netzwerk anzeigen

Details

OriginalspracheEnglisch
Seiten (von - bis)1006-1014
Seitenumfang9
FachzeitschriftProceedings of SPIE - The International Society for Optical Engineering
Jahrgang4671 II
PublikationsstatusVeröffentlicht - 4 Jan. 2002

Abstract

With the increase of the complex of VLSI such as the SoC (System on Chip) of MPEG-21 Video decoder with HDTV scalability especially, simulation and verification of the full design, even as high as the behavior level in HDL, often proves to be very slow, costly and it is difficult to perform full verification until late in the design process. Therefore, they become bottleneck of the procedure of HDTV video decoder design, and influence it's time-to-market mostly, In this paper, the architecture of Hardware/Software Interface of HDTV video decoder is studied, and a Hardware-Software Mixed Simulation (HSMS) platform is proposed to check and correct error in the early design stage, based on the algorithm of MPEG-2 video decoding. The application of HSMS to target system could be achieved by employing several introduced approaches. Those approaches speed up the simulation and verification task without decreasing performance.

ASJC Scopus Sachgebiete

Zitieren

A high efficient simulation environment for HDTV video decoder in VLSI design. / Mao, Xun; Wang, Hui; Gong, Huiming et al.
in: Proceedings of SPIE - The International Society for Optical Engineering, Jahrgang 4671 II, 04.01.2002, S. 1006-1014.

Publikation: Beitrag in Fachzeitschrift › Artikel › Forschung › Peer-Review

Mao, X, Wang, H, Gong, H, Wang, W, He, Y, Lou, J, Yu, L, Yao, Q & Pirsch, P 2002, 'A high efficient simulation environment for HDTV video decoder in VLSI design', Proceedings of SPIE - The International Society for Optical Engineering, Jg. 4671 II, S. 1006-1014. https://doi.org/10.1117/12.453023
Mao, X., Wang, H., Gong, H., Wang, W., He, Y., Lou, J., Yu, L., Yao, Q., & Pirsch, P. (2002). A high efficient simulation environment for HDTV video decoder in VLSI design. Proceedings of SPIE - The International Society for Optical Engineering, 4671 II, 1006-1014. https://doi.org/10.1117/12.453023
Mao X, Wang H, Gong H, Wang W, He Y, Lou J et al. A high efficient simulation environment for HDTV video decoder in VLSI design. Proceedings of SPIE - The International Society for Optical Engineering. 2002 Jan 4;4671 II:1006-1014. doi: 10.1117/12.453023
Mao, Xun ; Wang, Hui ; Gong, Huiming et al. / A high efficient simulation environment for HDTV video decoder in VLSI design. in: Proceedings of SPIE - The International Society for Optical Engineering. 2002 ; Jahrgang 4671 II. S. 1006-1014.
Download
@article{c966a5abe99542f5ba33c8c5ff1e7753,
title = "A high efficient simulation environment for HDTV video decoder in VLSI design",
abstract = "With the increase of the complex of VLSI such as the SoC (System on Chip) of MPEG-21 Video decoder with HDTV scalability especially, simulation and verification of the full design, even as high as the behavior level in HDL, often proves to be very slow, costly and it is difficult to perform full verification until late in the design process. Therefore, they become bottleneck of the procedure of HDTV video decoder design, and influence it's time-to-market mostly, In this paper, the architecture of Hardware/Software Interface of HDTV video decoder is studied, and a Hardware-Software Mixed Simulation (HSMS) platform is proposed to check and correct error in the early design stage, based on the algorithm of MPEG-2 video decoding. The application of HSMS to target system could be achieved by employing several introduced approaches. Those approaches speed up the simulation and verification task without decreasing performance.",
keywords = "HDTV, MPEG-2, Verification, Video decoder",
author = "Xun Mao and Hui Wang and Huiming Gong and Wei Wang and Yanli He and Jian Lou and Lu Yu and Qindong Yao and Peter Pirsch",
year = "2002",
month = jan,
day = "4",
doi = "10.1117/12.453023",
language = "English",
volume = "4671 II",
pages = "1006--1014",

}

Download

TY - JOUR

T1 - A high efficient simulation environment for HDTV video decoder in VLSI design

AU - Mao, Xun

AU - Wang, Hui

AU - Gong, Huiming

AU - Wang, Wei

AU - He, Yanli

AU - Lou, Jian

AU - Yu, Lu

AU - Yao, Qindong

AU - Pirsch, Peter

PY - 2002/1/4

Y1 - 2002/1/4

N2 - With the increase of the complex of VLSI such as the SoC (System on Chip) of MPEG-21 Video decoder with HDTV scalability especially, simulation and verification of the full design, even as high as the behavior level in HDL, often proves to be very slow, costly and it is difficult to perform full verification until late in the design process. Therefore, they become bottleneck of the procedure of HDTV video decoder design, and influence it's time-to-market mostly, In this paper, the architecture of Hardware/Software Interface of HDTV video decoder is studied, and a Hardware-Software Mixed Simulation (HSMS) platform is proposed to check and correct error in the early design stage, based on the algorithm of MPEG-2 video decoding. The application of HSMS to target system could be achieved by employing several introduced approaches. Those approaches speed up the simulation and verification task without decreasing performance.

AB - With the increase of the complex of VLSI such as the SoC (System on Chip) of MPEG-21 Video decoder with HDTV scalability especially, simulation and verification of the full design, even as high as the behavior level in HDL, often proves to be very slow, costly and it is difficult to perform full verification until late in the design process. Therefore, they become bottleneck of the procedure of HDTV video decoder design, and influence it's time-to-market mostly, In this paper, the architecture of Hardware/Software Interface of HDTV video decoder is studied, and a Hardware-Software Mixed Simulation (HSMS) platform is proposed to check and correct error in the early design stage, based on the algorithm of MPEG-2 video decoding. The application of HSMS to target system could be achieved by employing several introduced approaches. Those approaches speed up the simulation and verification task without decreasing performance.

KW - HDTV

KW - MPEG-2

KW - Verification

KW - Video decoder

UR - http://www.scopus.com/inward/record.url?scp=0036028981&partnerID=8YFLogxK

U2 - 10.1117/12.453023

DO - 10.1117/12.453023

M3 - Article

AN - SCOPUS:0036028981

VL - 4671 II

SP - 1006

EP - 1014

JO - Proceedings of SPIE - The International Society for Optical Engineering

JF - Proceedings of SPIE - The International Society for Optical Engineering

SN - 0277-786X

ER -